Schematic Editor, Virtuoso Analog. Design Environment, or Figure 1: The industry-standard Virtuoso Layout Suite user interface to repetitive manual tasks. Figure Dialog for creating a Layout View of the inverter cell. Figure Initial nactive rectangle. Page 4. CHAPTER 5: Virtuoso Layout Editor. Figure Virtuoso XL Layout Editor User Guide Virtuoso Layout Editor User Guide.
|Published (Last):||11 June 2012|
|PDF File Size:||20.57 Mb|
|ePub File Size:||11.64 Mb|
|Price:||Free* [*Free Regsitration Required]|
You can change the size of a path or a rectangle by stretching an edge using the Stretch command found in the Edit menu.
OK, now that we are here, let’s say our boss comes over again and says “sorry but you need to bring the outputs to the bottom of the cells”. Go to the Virtuoso window and hit “i” instantiate If you have trouble with the p command see the next section for some hints. The cursor changes to let you know you are in Edit Edge mode. You need to route the poly wires over the M1 power straps and then change to M1.
Change layer to metal2 as shown below and click OK. Consult the Virtuoso Manual and editlr documentation for further information. Editing Layers We are getting ready to finish this cell and your boss has just informed you that the power rails have been changed from M1 to M2.
Furthermore, assume that the power and ground rails are run in metal 1 M1 and that they are 2. The zoomed-in nmos should look like this:.
Click on Parameters and change the width to 1. It is a complete layout environment. One easy way to zoom to editot exact region you want is by using the zoom hot key. In addition, you can access the complete on-line manual, the complete list of active hot-keys, and complete documentation on text commands at any time.
Virtuoso supports Layoutt, Copy, and Paste in the same format you would see on any good Mac- or PC-based drawing or painting program.
The Virtuoso Message Area is a sort of mini-help feature. There is one last thing before we are finished with our NAND gate.
Figure below shows a zoomed in view to vrituoso two gates wired up within row cell. After you are done, your layout should look like this: Now let’s use our NAND gate and an inverter which you need to create.
In this window, you will place transistors, draw mask layers etc. Esc cancels the explain command, the marker text window will disappear.
Virtuoso Tutorial Version 1.0
Your layout should look like this practical advice: What you see is that the tip of the wire turns into a contact, which you can place. Gudie type in “nand2” under cell name and “layout” under view. For example, if you need to go from poly up to M1, then you simply start drawing a path type p in poly, then click the left mouse button somewhere close to where you want the contact to be and change the layer in the “Create Path” menu to “metal1”. OK, let’s get started on some layout.
LSW window is the Uzer Palette. Now, add a pmos transistor with a width of 4 microns and Multiplier equal to 2. Now you can continue to draw your path in the new layer. Now that you have laid out your power and ground rails you should wire them up using the wiring mode as before. There is no p-well since this is p-substrate process. For documentation on Cadence tools use openbook.
Virtuoso Layout Editor User Guide_图文_百度文库
Edditor will likely see some DRC errors. There are several levels of help available “on-line” to Virtuoso users. Once you have selected an object or paint you can do lots of things with it. Wiring Mode – Changing Layers Notice that the inputs and outputs are all found within the power straps.
Once you have drawn the top power line you can simply copy it and move it down. What if they need to be brought out so a router can get to them? Our little NAND gate example should now be done. Note that in a path you can change only the length this way – for the width use q and the properties menu.